Transaction-Level Verilog and its Ecosystem



Steve Hoover

Founder, Redwood EDA Dec. 15, 2020

© Redwood EDA

Agenda

- Makerchip demo
- The role of abstraction in ASIC/FPGA design
- Hands-on learning
 - Combinational logic
 - Sequential logic
 - \circ Pipelines
- Wrap-up

Makerchip.com



RTL

olivetti IIII M 386/25 IIII

Year	Processor	Clock	Transistors	HDL
1985	i386	?	?	Verilog (to verify)
2017	32-core AMD Epyc	?	?	Verilog

RTL

otivetti IIIM 386/25111

Year	Processor	Clock	Transistors	HDL
1985	i386	33MHz	?	Verilog (to verify)
2017	32-core AMD Epyc	3.2GHz (~100x)	?	Verilog

RTL

otivetti IIIM 386/25111

	Year	Processor	Clock	Transistors	HDL
	1985	i386	33MHz	275K	Verilog (to verify)
and a statement of the	2017	32-core AMD Epyc	3.2GHz (~100x)	19.2B (>70,000x)	Verilog





Abstraction Levels



RTL Design Methodology



Transaction-Level Design Methodology



Alternate Directions

EDA Industry: C++-Based HLS

- Integrate w/ C++based verification
- Synthesize algorithms to gate-level RTL
- Target multiple platforms (s/w, GPU, FPGA, etc.)



Academia: DSLs (Chisel, CλaSH, ...)

 Leverage s/w techniques to construct h/w



Designers: TL-X (TL-Verilog)

- H/w modeling (w/ HLS) deserves its own language
- Abstraction as context for details (if details are needed)

, 	

Lab: Makerchip Platform

Reproduce this screenshot:

- 1. Open: barc.makerchip.com.
- 2. Click "IDE".
- 3. Open "Tutorials" "Validity Tutorial".
- 4. In tutorial, click:

Load Pythagorean Example

5. Split panes and move tabs.



- 7. Zoom/pan in Diagram w/ mouse wheel and drag.
- 8. Zoom Waveform w/ "Zoom In" button.
- 9. Click \$bb_sq to highlight.

© Redwood EDA

Lab: Combinational Logic

A) Inverter

- 1. Open "Examples" (under "Tutorials").
- 2. Load "Default Template".
- 3. Make an inverter. In place of:

//...

type:

\$out = ! \$in1;

(Preserve 3-space indentation)

4. Compile ("E" menu) & Explore

Note:

- 1. There was no need to declare **\$out** and **\$in1** (unlike Verilog).
- 2. There was no need to assign **\$in1**. Random stimulus is provided, and a warning is produced.

B) Other logic

 Make a 2-input gate. (Boolean operators: (&&, ||, ^))

Lab: Vectors

\$out[4:0] creates a "vector" of 5 bits.

Arithmetic operators operate on vectors as binary numbers.

- 1. Try:
 \$000 \$\\$ \$000
- 2. View Waveform (values are in hexadecimal)

Sequential Logic - Fibonacci Series

Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...





Fibonacci Series - Reset

Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...



\$num[31:0] = \$reset ? 1 : (>>1\$num + >>2\$num);

© Redwood EDA

(makerchip.com/sandbox/0/0wjhLP) ¹⁶

Lab: Counter

Lab:

1. Design a free-running counter:

\$cnt[15:0]

\$reset

Reference Example: Fibonacci Sequence (1, 1, 2, 3, 5, 8, ...)



3-space indentation (no tabs)

\TLV

Let's compute Pythagoras's Theorem in hardware. We distribute the calculation over three cycles.





A Simple Pipeline - Timing-Abstract



Timing-abstract:



→ Flip-flops and staged signals are implied from context.

A Simple Pipeline - TL-Verilog



TL-Verilog



SystemVerilog vs. TL-Verilog

```
System
 calc
                                            // Calc Pipeline
                                            logic [31:0] a C1;
                                  Verilog
                                            logic [31:0] b C1;
                                            logic [31:0] a sq C1,
                                                          a sq C2;
                                            logic [31:0] b sq C1,
                                                         b sq C2;
                                            logic [31:0] c sq C2,
                                                         c sq C3;
                              ~3.5x
                                            logic [31:0] c C3;
TL-Verilog
                                            always ff @(posedge clk) a sq C2 <= a sq C1;
                                             always ff @(posedge clk) b sq C2 <= b sq C1;
                                            always ff @(posedge clk) c sq C3 <= c sq C2;
|calc
                                            // Stage 1
  @1
                                            assign a sq C1 = a C1 * a C1;
      $aa sq[31:0] = $aa * $aa;
                                            assign b sq C1 = b C1 * b C1;
      $bb sq[31:0] = $bb * $bb;
                                            // Stage 2
  Q2
                                            assign c sq C2 = a sq C2 + b sq C2;
     sc sq[31:0] = sa sq + bb sq;
                                            // Stage 3
  63
                                            assign c C3 = sqrt(c_sq_C3);
     cc[31:0] = sqrt(scc sq);
```

Retiming -- Easy and Safe



© Redwood EDA

hra

Retiming in SystemVerilog

// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq C0,
a_sq_C1,
a_sq_C2;
logic [31:0] b_sq_C1,
b_sq_C2;
logic [31:0] c_sq_C2,
c_sq_C3 <mark>,</mark>
c_sq_C4;
logic [31:0] c_ <mark>C3</mark> ;
<pre>always_ff @(posedge clk) a_sq_C2 <= a_sq_C1;</pre>
<pre>always_ff @(posedge clk) b_sq_C2 <= b_sq_C1;</pre>
<pre>always_ff @(posedge clk) c_sq_C3 <= c_sq_C2;</pre>
<pre>always_ff @(posedge clk) c_sq_C4 <= c_sq_C3;</pre>
// Stage 1
assign a_sq_C1 = a_C1 * a_C1;
assign $b_{sq}C1 = b_{C1} * b_{C1};$
// Stage 2
assign $c_{sq}C2 = a_{sq}C2 + b_{sq}C2;$
// Stage 3
assign c C_3 = sqrt(c sq C_3);

VERY BUG-PRONE!

Lab: Pipeline

See if you can produce this:



Validity



Clock Gating



- Motivation:
 - Clock signals are distributed to EVERY flip-flop.
 - Clocks toggle twice per cycle. Ο
 - This consumes power. Ο
- Clock gating avoids toggling clock signals.
- FPGAs generally use very coarse clock gating + clock enables.
- TL-Verilog can produce fine-grained gating or enables.

Validity

Try this on your error logic.



(Use Ctrl-] to indent a block of selected code.)

Observe the diagram and waveform.

Awesomeness We Don't Have Time For

- Pipeline interactions
- State
- Hierarchy
- Transaction flows
- Modularity and reuse
- Hardware construction

Training

• TL-V RISC-V Workshops in March:

- Hobbyists: RISC-V International/Linux Foundation
- Students: <u>MYTH Workshop</u>
- Professionals: IEEE
- Makerchip tutorials
- Other videos, slides, articles, papers, etc: redwoodeda.com/publications

redwoodeda.com/publications

Open-Source TL-Verilog Projects



Flexible RISC-V CPU



Cloud FPGAs

1st

CLaaS



Hardware-Accelerated Web Applications



Visual Debug